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Abstract. Two current conveyors (CCs) based high input 
impedance voltage-mode universal biquadratic filters each 
with three input terminals and one output terminal are 
presented. The first circuit is composed of three differential 
voltage current conveyors (DVCCs), two grounded capaci-
tors and four resistors. The second circuit is composed of 
two DVCCs, one differential difference current conveyor 
(DDCC), two grounded capacitors and four grounded 
resistors. The proposed circuits can realize all the stan-
dard filter functions, namely, lowpass, bandpass, highpass, 
notch and allpass filters by the selections of different input 
voltage terminals. The proposed circuits offer the features 
of high input impedance, using only grounded capacitors 
and low active and passive sensitivities. Moreover, the x 
ports of the DVCCs (or DDCC) in the proposed circuits 
are connected directly to resistors. This design offers the 
feature of a direct incorporation of the parasitic resistance 
at the x terminal of the DVCC (DDCC), Rx, as a part of the 
main resistance.  
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1. Introduction 
The differential difference current conveyors (DDCC) 
[1] or differential voltage current conveyors (DVCC) [2] 
have received considerable attention due to they enjoy the 
advantages of second-generation current conveyor (CCII) 
and differential difference amplifier (DDA) such as larger 
signal bandwidth, greater linearity, wider dynamic range, 
simple circuitry, low power-consumption, and arithmetic 
operation capability. Moreover, it has two or three high 
input impedance voltage terminals (y terminals) that make 
easy to synthesize circuits.  
The circuit design uses only grounded capacitors is 
attractive, because grounded capacitor can be implemented 
on a smaller area than the floating counterpart and it can 
absorb equivalent shunt capacitive parasitic [3], [4]. High 
input impedance voltage-mode active filters are of great 
interest because several cells of this kind can be directly 
connected in cascade to implement higher order filters [5], 
[6]. Because the DVCC (or DDCC) has a non-negligible 
resistance on port x (Rx) [7], when the x port of DVCC is 
loaded by a capacitor, it leads to improper transfer func-
tions. Due to the effect of this parasitic resistance Rx at the 
x port of DVCC, the filters with x port loaded by a capaci-
tor do not exhibit good performance at high frequency.  
Several voltage-mode universal biquads each with 
three input terminals were presented in [8]-[19]. Five kinds 
of standard filter functions can be derived by the selections 
of different input voltage terminals in these circuits. How-
ever, these circuits suffer from one or more of the follow-
ing drawbacks: 
 use floating capacitors [8], [10], [11], [14]-[16], [18], 
[19], 
 need more active components for the unity gain 
inverting inputs in some filter realizations [8], [10], 
[15], [18], [19], 
 low input impedance [9], [10], [13]-[16], [18], [19], 
 the resonance angular frequency and quality factor 
cannot be orthogonally controllable [8]-[12], [14]-
[16], [18], [19], 
 the x ports of the current conveyors are not connected 
directly to resistors [8], [10], [11], [15], 
 use too many active and passive components [17]. 
In 2000, Minaei and Yuce [20] presented a DVCC 
based voltage-mode universal biquad with three input 
terminals. This circuit uses two grounded capacitors, three 
grounded resistors and three DVCCs.  
In this paper, two new high input impedance voltage-
mode universal biquadratic filters each with three input 
terminals using three DVCCs (or DDCC) is presented. 
Each of the proposed circuits uses four resistors and two 
grounded capacitors. The proposed circuits have the fol-
lowing features: (i) five standard filter functions, that is, 
highpass, bandpass, lowpass, notch, and allpass filters can 
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be obtained from the same circuit configuration, (ii) high 
input impedance, (iii) low active and passive sensitivities, 
and (iv) the x ports of the DVCCs (or DDCC) are con-
nected directly to resistors.  
 
Fig. 1. The first proposed voltage-mode universal biquadratic 
filter. 
2. The Proposed Biquadratic Filters 
Using standard notation, the port relations of a DVCC 
can be described by the following matrix equation [2]: 
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where the plus and minus signs indicate whether the 
DVCC is configured as a non-inverting or inverting circuit, 
termed DVCC+ or DVCC-. 
Using standard notation, the port relations of a DDCC 
can be described by the following matrix equation [1]: 
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where the plus and minus signs indicate whether the 
DDCC is configured as a non-inverting or inverting circuit, 
termed DDCC+ or DDCC-.  
Considering the first proposed circuit in Fig. 1, the 
output voltage can be expressed as 
321431421
2
132123213321
2
GGGGGsCGCCs
VGGGVGGsCVGCCs V inininout 
 . (3) 
From (3), we can see that: 
 If Vin2 = Vin3 = 0 (grounded), then Vin1 = input voltage 
signal, a lowpass filter can be obtained with Vout/Vin1.  
 If Vin1 = Vin3 = 0 (grounded), then Vin2 = input voltage 
signal, a bandpass filter can be obtained with Vout/Vin2. 
 If Vin1 = Vin2 = 0 (grounded), then Vin3 = input voltage 
signal, a highpass filter can be obtained with Vout/Vin3. 
 If Vin2 = 0 (grounded), then Vin1 = Vin3 = Vin = input 
voltage signal, a notch filter can be obtained with 
Vout/Vin. 
 If Vin1 = Vin2 = Vin3 = Vin = input voltage signal and let 
R2 = R3 = R4, an allpass filter can be obtained with 
Vout/Vin.  
The resonance angular frequency ωo and the quality 
factor Q are given by 
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Thus, all the standard filter functions (highpass, band-
pass, lowpass, notch, and allpass) can be obtained from the 
proposed circuit in Fig. 1. Due to the three input signals, 
Vin1, Vin2 and Vin3 are connected directly to the high input 
impedance input nodes of the three DVCCs (the y port of 
the DVCC), respectively, the circuit enjoys the feature of 
high input impedance. The proposed circuit uses only two 
grounded capacitors, which are attractive for integrated 
circuit implementation.  
 
Fig. 2. The second proposed voltage-mode universal biquad-
ratic filter. 
Considering the second proposed circuit in Fig. 2, the 
output voltage can be expressed as 
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From (6), we can see that: 
 If Vin2 = Vin3 = 0 (grounded), then Vin1 = input voltage 
signal, a lowpass filter can be obtained with Vout/Vin1.  
 If Vin1 = Vin3 = 0 (grounded), then Vin2 = input voltage 
signal, a bandpass filter can be obtained with Vout/Vin2. 
 If Vin1 = Vin2 = 0 (grounded), then Vin3 = input voltage 
signal, a notch filter can be obtained with Vout/Vin3. 
 If Vin2 = 0 (grounded), then Vin1 = Vin3 = Vin = input 
voltage signal, a highpass filter can be obtained with 
Vout/Vin. 
 If Vin1 = 0 (grounded), then Vin2 = Vin3 = Vin = input 
voltage signal and let R3 = R4, an allpass filter can be 
obtained with Vout/Vin.  
The resonance angular frequency ωo and the quality 
factor Q are given by 
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Thus, all the standard filter functions (highpass, band-
pass, lowpass, notch, and allpass) can be obtained from the 
proposed circuit in Fig. 2. Due to the three input signals, 
Vin1, Vin2 and Vin3 are connected directly to the high input 
impedance input nodes of the DVCCs or DDCC (the y port 
of the DVCCs or DDCC), respectively, the circuit enjoys 
the feature of high input impedance. This circuit uses only 
grounded capacitors and resistors, which are attractive for 
integrated circuit implementation. From (7), (8), the reso-
nance angular frequency can be controlled by R1 or R2. The 
quality factor can be independently controlled by R3 or R4.  
From Fig. 1 and Fig. 2, the three resistors R1, R2, R3 
are connected to the three x terminals of the three DVCCs 
(or DDCC), respectively. This design offers the feature of 
a direct incorporation of the parasitic resistance at the x 
terminal of the DVCC (DDCC), Rx, as a part of the main 
resistance. Since the output impedances of the proposed 
circuits are not small, voltage followers are needed while 
cascaded the proposed circuits to the next stages. 
3. Sensitivities Analysis 
Taking the non-idealities of the DVCC or DDCC into 
account, the relationship of the terminal voltages and 
currents of DVCC can be rewritten as  
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The relationship of the terminal voltages and currents 
of DDCC can be rewritten as 

































z
x
y
y
y
k
kkk
z
x
y
y
y
v
i
v
v
v
s
sss
i
v
i
i
i
3
2
1
321
3
2
1
0)(000
00)()()(
00000
00000
00000


(10) 
where αk1(s), αk2(s) and αk3(s) represent the frequency 
transfer functions of the internal voltage followers and 
βk(s) represent the frequency transfer function of the inter-
nal current follower of the k-th DDCC (or DVCC). They 
can be approximated by first order lowpass functions, 
which can be considered to have a unity value for frequen-
cies much lower than their corner frequencies [21]. If the 
circuit is working at frequencies much lower than the cor-
ner frequencies of αk1(s), αk2(s), αk3(s) and βk(s), then 
αk1(s) = αk1 = 1 - k1 and k1 (|k1| << 1) denotes the volt-
age tracking error from y1 terminal to x terminal of the k-th 
DDCC (or DVCC), αk2(s) = αk2 = 1 - k2 and 
k2 (|k2| << 1) denotes the voltage tracking error from y2 
terminal to x terminal of the k-th DDCC (or DVCC), 
αk3(s) = αk3 = 1 - k3 and k3 (|k3| << 1) denotes the volt-
age tracking error from y3 3terminal to x terminal of the  
k-th DDCC and βk (s) = βk = 1 - ki and ki (|ki| << 1) 
denotes the current tracking error of the k-th DDCC (or 
DVCC). The denominator of the non-ideal voltage transfer 
function for Fig. 1 becomes 
 3212112321431421
2 βββααGGGGGsCGCCsD(s)  .(11) 
The resonance angular frequency ωo and quality 
factor Q become 
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The active and passive sensitivities of ωo and Q are 
shown as    
2
1
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The denominator of the non-ideal voltage transfer 
function for Fig. 2 becomes 
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The resonance angular frequency ωo and quality 
factor Q become 
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The active and passive sensitivities of ωo and Q are 
shown as    
2
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All the active and passive sensitivities of Fig. 1 and 
Fig. 2 are small. 
4. Simulation Results 
HSPICE simulations were carried out to demonstrate 
the feasibility of the proposed circuits in Fig. 1 and Fig. 2. 
The DDCC was realized by the CMOS implementation of 
Elwan and Soliman [21] (by ungrounding the gate of 
MOSFET M2 and treating this as the third y-input y3) and is 
redrawn in Fig. 3.  
 
Fig. 3. The CMOS realization of the DDCC. 
 
The DVCC was realized from Fig. 3 by grounding the 
gate of MOSFET M2. The simulations use 0.18μm, level 
49 MOSFET from TSMC (Taiwan Semiconductor 
Manufacturing Company, Ltd.). The supply voltages are  
V+ = +1.25 V, V- = -1.25 V and Vb1 = -0.45 V. The dimen-
sions of the NMOS transistors in the DDCC are set to be 
W = 4.5 μm and L = 0.9 μm. The dimensions of the PMOS 
transistors in the DDCC are set to be W = 9 μm and  
L = 0.9 μm.  
Fig. 4 represents the simulated frequency responses 
for the lowpass filter of Fig. 1 designed with Vin2 = Vin3 = 0 
(grounded), Vin1 = Vin = input voltage signal, Q = 1 and fo = 
1.5915 MHz: C1 = C2 = 10 pF and R1 = R2 = R3 = R4 = 
10 k. Fig. 5 represents the simulated frequency responses 
for the bandpass filter of Fig. 1 designed with Vin1 = Vin3 = 0 
(grounded), Vin2 = Vin = input voltage signal, Q = 1 and fo = 
1.5915 MHz: C1 = C2 = 10 pF and R1 = R2 = R3 = R4 = 
10 k. Fig. 6 represents the simulated frequency responses 
for the highpass filter of Fig. 1 designed with Vin1 = Vin2 = 0 
(grounded), Vin3 = Vin = input voltage signal, Q = 1 and fo = 
1.5915 MHz: C1 = C2 = 10 pF and R1 = R2 = R3 = R4 = 
10 k. Fig. 7 represents the simulated frequency responses 
for the notch filter of Fig. 1 designed with Vin2 = 0 
(grounded), Vin1 = Vin3 = Vin = input voltage signal, Q = 1 
and fo = 1.5915 MHz: C1 = C2 = 10 pF and R1 = R2 = R3 = 
R4 = 10 k. Fig. 8 represents the simulated frequency 
responses for the allpass filter of Fig. 1 designed with Vin1 = 
Vin2 = Vin3 = Vin = input voltage signal, Q = 1 and fo = 
1.5915 MHz: C1 = C2 = 10 pF and R1 = R2 = R3 = R4 = 
10 k. The power dissipation of this allpass filter is 
4.266 mW. 
Fig. 9 represents the simulated frequency responses 
for the notch filter of Fig. 2 designed with Vin1 = Vin2 = 0 
(grounded), Vin3 = Vin = input voltage signal, Q = 1 and fo = 
1.5915 MHz: C1 = C2 = 10 pF and R1 = R2 = R3 = R4 = 
10 k.  
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Fig. 4. Simulation results for the lowpass filter of Fig. 1 with 
Vin2 = Vin3 = 0 (grounded), Vin1 = Vin.  
 
Fig. 5.  Simulation results for the bandpass filter of Fig. 1with 
Vin1 = Vin3 = 0 (grounded), Vin2 = Vin. 
 
Fig. 6. Simulation results for the highpass filter of Fig. 1 with  
Vin1 = Vin2 = 0 (grounded), Vin3 = Vin. 
 
Fig. 7. Simulation results for the notch filter of Fig. 1 with  
Vin2 = 0 (grounded), Vin1 = Vin3 = Vin. 
 
Fig. 8. Simulation results for the allpass filter of Fig. 1 with 
Vin1 = Vin2 = Vin3 = Vin. 
 
Fig. 9. Simulation results for the notch filter of Fig. 2 with  
Vin1 = Vin2 = 0 (grounded), Vin3 = Vin. 
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Fig. 10.  Simulation results for the bandpass filter of Fig. 2 with 
Vin1 = Vin3 = 0 (grounded), Vin2 = Vin. 
 
Fig. 11.  Simulation results for the lowpass filter of Fig. 2  
with Vin2 = Vin3 = 0 (grounded), Vin1 = Vin. 
 
Fig. 12.  Simulation results for the highpass filter of Fig. 2  
with Vin2 = 0 (grounded), Vin1 = Vin3 = Vin. 
Fig. 10 represents the simulated frequency responses 
for the bandpass filter of Fig. 2 designed with Vin1 = Vin3 = 0 
(grounded), Vin2 = Vin = input voltage signal, Q = 1 and fo = 
1.5915 MHz: C1 = C2 = 10 pF and R1 = R2 = R3 = R4 = 
10 k. Fig. 11 represents the simulated frequency 
responses for the lowpass filter of Fig. 2 designed with 
Vin2 = Vin3 = 0 (grounded), Vin1 = Vin = input voltage signal, 
Q = 1 and fo = 1.5915 MHz: C1 = C2 = 10 pF and R1 = R2 = 
R3 = R4 = 10 k.Fig. 12 represents the simulated frequency 
responses for the highpass filter of Fig. 2 designed with 
Vin2 = 0 (grounded), Vin1 = Vin3 = Vin = input voltage signal, 
Q = 1 and fo = 1.5915 MHz: C1 = C2 = 10 pF and R1 = R2 = 
R3 = R4 = 10 k. Fig. 13 represents the simulated 
frequency responses for the allpass filter of Fig. 2 designed 
with Vin1 = 0 (grounded), Vin2 = Vin3 = Vin = input voltage 
signal, Q = 1 and fo = 1.5915 MHz: C1 = C2 = 10 pF and 
R1 = R2 = R3 = R4 = 10 k. The power dissipation of this 
allpass filter is 4.2617 mW. Fig. 14 represents the 
simulated frequency responses for the bandpass filter of 
Fig. 2 as the resistor R3 in Q is varied with Vin1 = Vin3 = 0 
(grounded), Vin2 = Vin = input voltage signal, C1 = C2 = 
10 pF, R1 = R2 = 10 k and R4 = 25 k. All the simulation 
results are coherent and support the theoretical analyses.  
 
Fig. 13. Simulation results for the allpass filter of Fig. 2 with 
Vin1 = 0 (grounded), Vin2 = Vin3 = Vin. 
 
Fig. 14. The simulated frequency responses for the bandpass 
filter of Fig. 2 design with C1 = C2 = 10 pF,  
R1 = R2 = 10 k and R4 = 25 k.  ____ , ideal curve; 
o o o, R3 = 60 k; x x x, R3 = 40 k; * * *, R3 = 20 k. 
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5. Conclusion 
In this paper, two new high input impedance voltage-
mode universal biquadratic filters each with three input 
terminals are presented. The proposed circuits use three 
DVCCs (or DDCC), four resistors and two grounded ca-
pacitors and offers the following advantages: high input 
impedance, the use of only grounded capacitors, the versa-
tility to synthesize lowpass, bandpass, highpass, notch, and 
allpass responses, does not need voltage inverter to realize 
the allpass response, low active and passive sensitivities, 
and direct incorporation of the parasitic resistance at the x 
terminal of the CC as a part of the main resistance.  
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